A 10-b, 500-MSample/s CMOS DAC in 0.6 mm
نویسندگان
چکیده
A 10-b current steering CMOS digital-to-analog converter (DAC) is described, with optimized performance for frequency domain applications. For sampling frequencies up to 200 MSample/s, the spurious free dynamic range (SFDR) is better than 60 dB for signals from dc to Nyquist. For sampling frequencies up to 400 MSample/s, the SFDR is better than 55 dB for signals from dc to Nyquist. The measured differential nonlinearity and integral nonlinearity are 0.1 least significant bit (LSB) and 0.2 LSB, respectively. The circuit is fabricated in a 0.35m, single-poly, four-metal, 3.3V, standard digital CMOS process and occupies 0.6 mm2. When operating at 500 MSample/s, it dissipates 125 mW from a 3.3-V power supply. This DAC is optimized for embedded applications with large amounts of digital circuitry.
منابع مشابه
An 8-bit 50-MS/s CMOS DIGITAL-ANALOG CONVERTER
In this paper a new 8-bit 50-Msample/s CMOS digital-to-analog converter (DAC) is presented. The circuit employs 9 operational transconductance amplifiers (OTAs) and CMOS transistors as switching circuit. The proposed DAC is simulated using SPICE simulation program with 3μm CMOS technology. Simulation results shows verify good performance of the circuit.
متن کاملAn 8-b 20-Msample/s Pipelined A/D Converter in 0.5-μm CMOS with 7.8 ENOB
This paper presents an 8-b 20-Msample/s pipelined analog-to-digital converter (ADC) designed in 0.5-μm CMOS technology. On first silicon this converter achieved 7.8 effective-number-of-bits (ENOB), a peak differential-non-linearity (DNL) of -0.36LSB and integralnon-linearity (INL) of 0.35LSB.
متن کاملA 10-b 20-Msample/s Analog-to-Digital Converter
This paper describes a 10-b 20-Msample/s analogto-digital converter fabricated in a 0.9-pm CMOS technology. The converter uses a pipelined nine-stage architecture with fully differential analog circuits and achieves a signal-to-noise-anddistortion ratio (SNDR) of 60 dB with a full-scale sinusoidal input at 5 MHz. It occupies 8.7 mmz and dissipates 240 mW.
متن کاملA 2.5V 10b 120 MSample/s CMOS Pipelined ADC with high SFDR
A 10b multibit-per-stage pipelined ADC incorporating merged-capacitor switching (MCS) technique achieves better than 53 dB SNDR at 120 MSample/s and 54 dB SNDR and 68 dB SFDR for input frequencies up to Nyquist at 100 MSample/s. The measured DNL and INL are ±0.40 LSB and ±0.48 LSB, respectively. The ADC fabricated in a 0.25 μm CMOS occupies 3.6 mm active die area and consumes 208 mW under a 2.5...
متن کاملA 12 - bit 150 - MHz 1 . 25 - 2 mm CMOS DAC
This paper presents a 12-bit 150-MHz current steering DAC with hierarchical symmetrical switching sequence that compensates gradient errors. The circuit of the DAC employs segmented architecture; the least significant bits (LSBs) steer a binary weighted array, while the most significant bits (MSBs) are thermometer decoded and steer a unary array. The measured differential nonlinearity and integ...
متن کامل